Blame view

kernel/linux-imx6_3.14.28/arch/arm/mach-s5p64x0/dma.c 2.97 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
  /* linux/arch/arm/mach-s5p64x0/dma.c
   *
   * Copyright (c) 2010 Samsung Electronics Co., Ltd.
   *		http://www.samsung.com
   *
   * Copyright (C) 2010 Samsung Electronics Co. Ltd.
   *	Jaswinder Singh <jassi.brar@samsung.com>
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as published by
   * the Free Software Foundation; either version 2 of the License, or
   * (at your option) any later version.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program; if not, write to the Free Software
   * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  */
  
  #include <linux/dma-mapping.h>
  #include <linux/amba/bus.h>
  #include <linux/amba/pl330.h>
  
  #include <asm/irq.h>
  
  #include <mach/map.h>
  #include <mach/irqs.h>
  #include <mach/regs-clock.h>
  #include <mach/dma.h>
  
  #include <plat/cpu.h>
  #include <plat/devs.h>
  #include <plat/irqs.h>
  
  static u8 s5p6440_pdma_peri[] = {
  	DMACH_UART0_RX,
  	DMACH_UART0_TX,
  	DMACH_UART1_RX,
  	DMACH_UART1_TX,
  	DMACH_UART2_RX,
  	DMACH_UART2_TX,
  	DMACH_UART3_RX,
  	DMACH_UART3_TX,
  	DMACH_MAX,
  	DMACH_MAX,
  	DMACH_PCM0_TX,
  	DMACH_PCM0_RX,
  	DMACH_I2S0_TX,
  	DMACH_I2S0_RX,
  	DMACH_SPI0_TX,
  	DMACH_SPI0_RX,
  	DMACH_MAX,
  	DMACH_MAX,
  	DMACH_MAX,
  	DMACH_MAX,
  	DMACH_SPI1_TX,
  	DMACH_SPI1_RX,
  };
  
  static struct dma_pl330_platdata s5p6440_pdma_pdata = {
  	.nr_valid_peri = ARRAY_SIZE(s5p6440_pdma_peri),
  	.peri_id = s5p6440_pdma_peri,
  };
  
  static u8 s5p6450_pdma_peri[] = {
  	DMACH_UART0_RX,
  	DMACH_UART0_TX,
  	DMACH_UART1_RX,
  	DMACH_UART1_TX,
  	DMACH_UART2_RX,
  	DMACH_UART2_TX,
  	DMACH_UART3_RX,
  	DMACH_UART3_TX,
  	DMACH_UART4_RX,
  	DMACH_UART4_TX,
  	DMACH_PCM0_TX,
  	DMACH_PCM0_RX,
  	DMACH_I2S0_TX,
  	DMACH_I2S0_RX,
  	DMACH_SPI0_TX,
  	DMACH_SPI0_RX,
  	DMACH_PCM1_TX,
  	DMACH_PCM1_RX,
  	DMACH_PCM2_TX,
  	DMACH_PCM2_RX,
  	DMACH_SPI1_TX,
  	DMACH_SPI1_RX,
  	DMACH_USI_TX,
  	DMACH_USI_RX,
  	DMACH_MAX,
  	DMACH_I2S1_TX,
  	DMACH_I2S1_RX,
  	DMACH_I2S2_TX,
  	DMACH_I2S2_RX,
  	DMACH_PWM,
  	DMACH_UART5_RX,
  	DMACH_UART5_TX,
  };
  
  static struct dma_pl330_platdata s5p6450_pdma_pdata = {
  	.nr_valid_peri = ARRAY_SIZE(s5p6450_pdma_peri),
  	.peri_id = s5p6450_pdma_peri,
  };
  
  static AMBA_AHB_DEVICE(s5p64x0_pdma, "dma-pl330", 0x00041330,
  	S5P64X0_PA_PDMA, {IRQ_DMA0}, NULL);
  
  static int __init s5p64x0_dma_init(void)
  {
  	if (soc_is_s5p6450()) {
  		dma_cap_set(DMA_SLAVE, s5p6450_pdma_pdata.cap_mask);
  		dma_cap_set(DMA_CYCLIC, s5p6450_pdma_pdata.cap_mask);
  		s5p64x0_pdma_device.dev.platform_data = &s5p6450_pdma_pdata;
  	} else {
  		dma_cap_set(DMA_SLAVE, s5p6440_pdma_pdata.cap_mask);
  		dma_cap_set(DMA_CYCLIC, s5p6440_pdma_pdata.cap_mask);
  		s5p64x0_pdma_device.dev.platform_data = &s5p6440_pdma_pdata;
  	}
  
  	amba_device_register(&s5p64x0_pdma_device, &iomem_resource);
  
  	return 0;
  }
  arch_initcall(s5p64x0_dma_init);