Blame view

bootloader/u-boot_2015_04/include/mpc823_lcd.h 1.31 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
  /*
   * mpc823_lcd.h - MPC823 LCD Controller structures
   *
   * (C) Copyright 2001
   * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #ifndef _MPC823_LCD_H_
  #define _MPC823_LCD_H_
  
  /*
   * LCD controller stucture for MPC823 CPU
   */
  typedef struct vidinfo {
  	ushort	vl_col;		/* Number of columns (i.e. 640) */
  	ushort	vl_row;		/* Number of rows (i.e. 480) */
  	ushort	vl_width;	/* Width of display area in millimeters */
  	ushort	vl_height;	/* Height of display area in millimeters */
  
  	/* LCD configuration register */
  	u_char	vl_clkp;	/* Clock polarity */
  	u_char	vl_oep;		/* Output Enable polarity */
  	u_char	vl_hsp;		/* Horizontal Sync polarity */
  	u_char	vl_vsp;		/* Vertical Sync polarity */
  	u_char	vl_dp;		/* Data polarity */
  	u_char	vl_bpix;	/* Bits per pixel, 0 = 1, 1 = 2, 2 = 4, 3 = 8 */
  	u_char	vl_lbw;		/* LCD Bus width, 0 = 4, 1 = 8 */
  	u_char	vl_splt; /* Split display, 0 = single-scan, 1 = dual-scan */
  	u_char	vl_clor;	/* Color, 0 = mono, 1 = color */
  	u_char	vl_tft;		/* 0 = passive, 1 = TFT */
  
  	/* Horizontal control register. Timing from data sheet */
  	ushort	vl_wbl;		/* Wait between lines */
  
  	/* Vertical control register */
  	u_char	vl_vpw;		/* Vertical sync pulse width */
  	u_char	vl_lcdac;	/* LCD AC timing */
  	u_char	vl_wbf;		/* Wait between frames */
  } vidinfo_t;
  
  #endif