Blame view

kernel/linux-imx6_3.14.28/sound/soc/fsl/imx-hdmi.h 2.59 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
  /*
   * Copyright (C) 2011-2014 Freescale Semiconductor, Inc.
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as published by
   * the Free Software Foundation; either version 2 of the License, or
   * (at your option) any later version.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License along
   * with this program; if not, write to the Free Software Foundation, Inc.,
   * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
   */
  
  #ifndef __IMX_HDMI_H
  #define __IMX_HDMI_H
  
  struct imx_hdmi_sdma_params {
  	dma_addr_t phyaddr;
  	u32 buffer_num;
  	int dma;
  };
  
  struct imx_hdmi {
  	struct snd_soc_dai_driver cpu_dai_drv;
  	struct platform_device *codec_dev;
  	struct platform_device *dma_dev;
  	struct platform_device *pdev;
  	struct clk *isfr_clk;
  	struct clk *iahb_clk;
  	struct clk *mipi_core_clk;
  };
  
  #define HDMI_MAX_RATES 7
  #define HDMI_MAX_SAMPLE_SIZE 3
  #define HDMI_MAX_CHANNEL_CONSTRAINTS 4
  
  #define MXC_HDMI_RATES_PLAYBACK \
  	(SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000 | \
  	 SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000 | \
  	 SNDRV_PCM_RATE_176400 | SNDRV_PCM_RATE_192000)
  
  #define MXC_HDMI_FORMATS_PLAYBACK \
  	(SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE)
  
  union hdmi_audio_header_t {
  	uint64_t  U;
  	struct {
  		unsigned consumer:1;
  		unsigned linear_pcm:1;
  		unsigned copyright:1;
  		unsigned pre_emphasis:3;
  		unsigned mode:2;
  
  		unsigned category_code:8;
  
  		unsigned source:4;
  		unsigned channel:4;
  
  		unsigned sample_freq:4;
  		unsigned clock_acc:2;
  		unsigned reserved0:2;
  
  		unsigned word_length:4;
  		unsigned org_sample_freq:4;
  
  		unsigned cgms_a:2;
  		unsigned reserved1:6;
  
  		unsigned reserved2:8;
  
  		unsigned reserved3:8;
  	} B;
  	unsigned char status[8];
  };
  
  union hdmi_audio_dma_data_t {
  	uint32_t  U;
  	struct {
  		unsigned data:24;
  		unsigned v:1;
  		unsigned u:1;
  		unsigned c:1;
  		unsigned p:1;
  		unsigned b:1;
  		unsigned reserved:3;
  	} B;
  };
  
  extern union hdmi_audio_header_t iec_header;
  
  #define hdmi_audio_writeb(reg, bit, val) \
  	do { \
  		hdmi_mask_writeb(val, HDMI_ ## reg, \
  			HDMI_ ## reg ## _ ## bit ## _OFFSET, \
  			HDMI_ ## reg ## _ ## bit ## _MASK); \
  		pr_debug("Set reg: HDMI_" #reg " (0x%x) "\
  			"bit: HDMI_" #reg "_" #bit " (%d) to val: %x
  ", \
  			HDMI_ ## reg, HDMI_ ## reg ## _ ## bit ## _OFFSET, val); \
  	} while (0)
  
  #endif /* __IMX_HDMI_H */