Blame view

bootloader/u-boot_2015_04/board/warp/warp.c 2.77 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
  /*
   * Copyright (C) 2014, 2015 O.S. Systems Software LTDA.
   * Copyright (C) 2014 Kynetics LLC.
   * Copyright (C) 2014 Revolution Robotics, Inc.
   *
   * Author: Otavio Salvador <otavio@ossystems.com.br>
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #include <asm/arch/clock.h>
  #include <asm/arch/iomux.h>
  #include <asm/arch/imx-regs.h>
  #include <asm/arch/mx6-pins.h>
  #include <asm/arch/sys_proto.h>
  #include <asm/gpio.h>
  #include <asm/imx-common/iomux-v3.h>
  #include <asm/io.h>
  #include <linux/sizes.h>
  #include <common.h>
  #include <watchdog.h>
  #include <fsl_esdhc.h>
  #include <mmc.h>
  #include <usb.h>
  
  DECLARE_GLOBAL_DATA_PTR;
  
  #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
  	PAD_CTL_SRE_FAST  | PAD_CTL_HYS | \
  	PAD_CTL_LVE)
  
  #define USDHC_PAD_CTRL (PAD_CTL_PUS_22K_UP | \
  	PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
  	PAD_CTL_SRE_FAST  | PAD_CTL_HYS | \
  	PAD_CTL_LVE)
  
  int dram_init(void)
  {
  	gd->ram_size = get_ram_size((void *)PHYS_SDRAM, PHYS_SDRAM_SIZE);
  
  	return 0;
  }
  
  static void setup_iomux_uart(void)
  {
  	static iomux_v3_cfg_t const uart1_pads[] = {
  		MX6_PAD_UART1_TXD__UART1_TXD | MUX_PAD_CTRL(UART_PAD_CTRL),
  		MX6_PAD_UART1_RXD__UART1_RXD | MUX_PAD_CTRL(UART_PAD_CTRL),
  	};
  
  	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
  }
  
  static struct fsl_esdhc_cfg usdhc_cfg[1] = {
  	{USDHC2_BASE_ADDR},
  };
  
  int board_mmc_getcd(struct mmc *mmc)
  {
  	return 1;	/* Assume boot SD always present */
  }
  
  int board_mmc_init(bd_t *bis)
  {
  	static iomux_v3_cfg_t const usdhc2_pads[] = {
  		MX6_PAD_SD2_CLK__USDHC2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_CMD__USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_RST__USDHC2_RST | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_DAT0__USDHC2_DAT0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_DAT1__USDHC2_DAT1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_DAT2__USDHC2_DAT2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_DAT3__USDHC2_DAT3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_DAT4__USDHC2_DAT4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_DAT5__USDHC2_DAT5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_DAT6__USDHC2_DAT6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  		MX6_PAD_SD2_DAT7__USDHC2_DAT7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
  	};
  
  	imx_iomux_v3_setup_multiple_pads(usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
  
  	usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
  	return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
  }
  
  int board_usb_phy_mode(int port)
  {
  	return USB_INIT_DEVICE;
  }
  
  int board_early_init_f(void)
  {
  	setup_iomux_uart();
  	return 0;
  }
  
  int board_init(void)
  {
  	/* address of boot parameters */
  	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  
  	return 0;
  }
  
  int board_late_init(void)
  {
  #ifdef CONFIG_HW_WATCHDOG
  	hw_watchdog_init();
  #endif
  
  	return 0;
  }
  
  int checkboard(void)
  {
  	puts("Board: WaRP Board
  ");
  
  	return 0;
  }