Blame view

kernel/linux-imx6_3.14.28/arch/parisc/lib/delay.c 1.78 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
  /*
   *	Precise Delay Loops for parisc
   *
   *	based on code by:
   *	Copyright (C) 1993 Linus Torvalds
   *	Copyright (C) 1997 Martin Mares <mj@atrey.karlin.mff.cuni.cz>
   *	Copyright (C) 2008 Jiri Hladky <hladky _dot_ jiri _at_ gmail _dot_ com>
   *
   *	parisc implementation:
   *	Copyright (C) 2013 Helge Deller <deller@gmx.de>
   */
  
  
  #include <linux/module.h>
  #include <linux/preempt.h>
  #include <linux/init.h>
  
  #include <asm/processor.h>
  #include <asm/delay.h>
  
  #include <asm/special_insns.h>    /* for mfctl() */
  #include <asm/processor.h> /* for boot_cpu_data */
  
  /* CR16 based delay: */
  static void __cr16_delay(unsigned long __loops)
  {
  	/*
  	 * Note: Due to unsigned math, cr16 rollovers shouldn't be
  	 * a problem here. However, on 32 bit, we need to make sure
  	 * we don't pass in too big a value. The current default
  	 * value of MAX_UDELAY_MS should help prevent this.
  	 */
  	u32 bclock, now, loops = __loops;
  	int cpu;
  
  	preempt_disable();
  	cpu = smp_processor_id();
  	bclock = mfctl(16);
  	for (;;) {
  		now = mfctl(16);
  		if ((now - bclock) >= loops)
  			break;
  
  		/* Allow RT tasks to run */
  		preempt_enable();
  		asm volatile("	nop
  ");
  		barrier();
  		preempt_disable();
  
  		/*
  		 * It is possible that we moved to another CPU, and
  		 * since CR16's are per-cpu we need to calculate
  		 * that. The delay must guarantee that we wait "at
  		 * least" the amount of time. Being moved to another
  		 * CPU could make the wait longer but we just need to
  		 * make sure we waited long enough. Rebalance the
  		 * counter for this CPU.
  		 */
  		if (unlikely(cpu != smp_processor_id())) {
  			loops -= (now - bclock);
  			cpu = smp_processor_id();
  			bclock = mfctl(16);
  		}
  	}
  	preempt_enable();
  }
  
  
  void __udelay(unsigned long usecs)
  {
  	__cr16_delay(usecs * ((unsigned long)boot_cpu_data.cpu_hz / 1000000UL));
  }
  EXPORT_SYMBOL(__udelay);