Blame view

kernel/linux-imx6_3.14.28/arch/arm/mach-ux500/cache-l2x0.c 1.86 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
  /*
   * Copyright (C) ST-Ericsson SA 2011
   *
   * License terms: GNU General Public License (GPL) version 2
   */
  
  #include <linux/io.h>
  #include <linux/of.h>
  
  #include <asm/cacheflush.h>
  #include <asm/hardware/cache-l2x0.h>
  
  #include "db8500-regs.h"
  #include "id.h"
  
  static void __iomem *l2x0_base;
  
  static int __init ux500_l2x0_unlock(void)
  {
  	int i;
  
  	/*
  	 * Unlock Data and Instruction Lock if locked. Ux500 U-Boot versions
  	 * apparently locks both caches before jumping to the kernel. The
  	 * l2x0 core will not touch the unlock registers if the l2x0 is
  	 * already enabled, so we do it right here instead. The PL310 has
  	 * 8 sets of registers, one per possible CPU.
  	 */
  	for (i = 0; i < 8; i++) {
  		writel_relaxed(0x0, l2x0_base + L2X0_LOCKDOWN_WAY_D_BASE +
  			       i * L2X0_LOCKDOWN_STRIDE);
  		writel_relaxed(0x0, l2x0_base + L2X0_LOCKDOWN_WAY_I_BASE +
  			       i * L2X0_LOCKDOWN_STRIDE);
  	}
  	return 0;
  }
  
  static int __init ux500_l2x0_init(void)
  {
  	u32 aux_val = 0x3e000000;
  
  	if (cpu_is_u8500_family() || cpu_is_ux540_family())
  		l2x0_base = __io_address(U8500_L2CC_BASE);
  	else
  		/* Non-Ux500 platform */
  		return -ENODEV;
  
  	/* Unlock before init */
  	ux500_l2x0_unlock();
  
  	/* DBx540's L2 has 128KB way size */
  	if (cpu_is_ux540_family())
  		/* 128KB way size */
  		aux_val |= (0x4 << L2X0_AUX_CTRL_WAY_SIZE_SHIFT);
  	else
  		/* 64KB way size */
  		aux_val |= (0x3 << L2X0_AUX_CTRL_WAY_SIZE_SHIFT);
  
  	/* 64KB way size, 8 way associativity, force WA */
  	if (of_have_populated_dt())
  		l2x0_of_init(aux_val, 0xc0000fff);
  	else
  		l2x0_init(l2x0_base, aux_val, 0xc0000fff);
  
  	/*
  	 * We can't disable l2 as we are in non secure mode, currently
  	 * this seems be called only during kexec path. So let's
  	 * override outer.disable with nasty assignment until we have
  	 * some SMI service available.
  	 */
  	outer_cache.disable = NULL;
  	outer_cache.set_debug = NULL;
  
  	return 0;
  }
  
  early_initcall(ux500_l2x0_init);