Blame view

bootloader/u-boot_2015_04/board/xaeniax/xaeniax.c 1.18 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
  /*
   * (C) Copyright 2004
   * Vincent Dubey, Xa SA, vincent.dubey@xa-ch.com
   *
   * (C) Copyright 2002
   * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
   *
   * (C) Copyright 2002
   * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
   * Marius Groeger <mgroeger@sysgo.de>
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #include <common.h>
  #include <netdev.h>
  #include <asm/arch/pxa.h>
  
  DECLARE_GLOBAL_DATA_PTR;
  
  /*
   * Miscelaneous platform dependent initialisations
   */
  
  int board_init (void)
  {
  	/* We have RAM, disable cache */
  	dcache_disable();
  	icache_disable();
  
  	/* arch number of xaeniax */
  	gd->bd->bi_arch_number = 585;
  
  	/* adress of boot parameters */
  	gd->bd->bi_boot_params = 0xa0000100;
  
  	return 0;
  }
  
  int board_late_init(void)
  {
  	setenv("stdout", "serial");
  	setenv("stderr", "serial");
  	return 0;
  }
  
  int dram_init(void)
  {
  	pxa2xx_dram_init();
  	gd->ram_size = PHYS_SDRAM_1_SIZE;
  	return 0;
  }
  
  void dram_init_banksize(void)
  {
  	gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  	gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  }
  
  #ifdef CONFIG_CMD_NET
  int board_eth_init(bd_t *bis)
  {
  	int rc = 0;
  #ifdef CONFIG_SMC91111
  	rc = smc91111_initialize(0, CONFIG_SMC91111_BASE);
  #endif
  	return rc;
  }
  #endif