Blame view

kernel/linux-imx6_3.14.28/arch/mips/mm/cex-gen.S 1006 Bytes
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
  /*
   * This file is subject to the terms and conditions of the GNU General Public
   * License.  See the file "COPYING" in the main directory of this archive
   * for more details.
   *
   * Copyright (C) 1995 - 1999 Ralf Baechle
   * Copyright (C) 1999 Silicon Graphics, Inc.
   *
   * Cache error handler
   */
  #include <asm/asm.h>
  #include <asm/regdef.h>
  #include <asm/mipsregs.h>
  #include <asm/stackframe.h>
  
  /*
   * Game over.  Go to the button.  Press gently.	 Swear where allowed by
   * legislation.
   */
  	LEAF(except_vec2_generic)
  	.set	noreorder
  	.set	noat
  	.set	mips0
  	/*
  	 * This is a very bad place to be.  Our cache error
  	 * detection has triggered.  If we have write-back data
  	 * in the cache, we may not be able to recover.	 As a
  	 * first-order desperate measure, turn off KSEG0 cacheing.
  	 */
  	mfc0	k0,CP0_CONFIG
  	li	k1,~CONF_CM_CMASK
  	and	k0,k0,k1
  	ori	k0,k0,CONF_CM_UNCACHED
  	mtc0	k0,CP0_CONFIG
  	/* Give it a few cycles to sink in... */
  	nop
  	nop
  	nop
  
  	j	cache_parity_error
  	nop
  	END(except_vec2_generic)