6b13f685e
김민수
BSP 최초 추가
|
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
|
#include <linux/busfreq-imx6.h>
#include <linux/delay.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/irq.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/platform_device.h>
#include "common.h"
#include "hardware.h"
#include "mcc_config.h"
#include <linux/imx_sema4.h>
#include <linux/mcc_imx6sx.h>
#include <linux/mcc_linux.h>
#define MU_ATR0_OFFSET 0x0
#define MU_ARR0_OFFSET 0x10
#define MU_ASR 0x20
#define MU_ACR 0x24
#define MU_LPM_HANDSHAKE_INDEX 0
#define MU_LPM_BUS_HIGH_READY_FOR_M4 0xFFFF6666
#define MU_LPM_M4_FREQ_CHANGE_READY 0xFFFF7777
#define MU_LPM_M4_REQUEST_HIGH_BUS 0x2222CCCC
#define MU_LPM_M4_RELEASE_HIGH_BUS 0x2222BBBB
#define MU_LPM_M4_WAKEUP_SRC_VAL 0x55555000
#define MU_LPM_M4_WAKEUP_SRC_MASK 0xFFFFF000
#define MU_LPM_M4_WAKEUP_IRQ_MASK 0xFF0
#define MU_LPM_M4_WAKEUP_IRQ_SHIFT 0x4
#define MU_LPM_M4_WAKEUP_ENABLE_MASK 0xF
#define MU_LPM_M4_WAKEUP_ENABLE_SHIFT 0x0
static void __iomem *mu_base;
static u32 m4_message;
static struct delayed_work mu_work;
static u32 m4_wake_irqs[4];
static bool m4_freq_low;
struct imx_sema4_mutex *mcc_shm_ptr;
unsigned int imx_mcc_buffer_freed = 0, imx_mcc_buffer_queued = 0;
static DECLARE_WAIT_QUEUE_HEAD(buffer_freed_wait_queue);
static DECLARE_WAIT_QUEUE_HEAD(buffer_queued_wait_queue);
bool imx_mu_is_m4_in_low_freq(void)
{
return m4_freq_low;
}
void imx_mu_enable_m4_irqs_in_gic(bool enable)
{
int i, j;
for (i = 0; i < 4; i++) {
if (m4_wake_irqs[i] == 0)
continue;
for (j = 0; j < 32; j++) {
if (m4_wake_irqs[i] & (1 << j)) {
if (enable)
enable_irq((i + 1) * 32 + j);
else
disable_irq((i + 1) * 32 + j);
}
}
}
}
static irqreturn_t mcc_m4_dummy_isr(int irq, void *param)
{
return IRQ_HANDLED;
}
static void imx_mu_send_message(unsigned int index, unsigned int data)
{
u32 val;
unsigned long timeout = jiffies + msecs_to_jiffies(500);
do {
val = readl_relaxed(mu_base + MU_ASR);
if (time_after(jiffies, timeout)) {
pr_err("Waiting MU transmit buffer empty timeout!
");
break;
}
} while ((val & (1 << (20 + index))) == 0);
writel_relaxed(data, mu_base + index * 0x4 + MU_ATR0_OFFSET);
}
static void mu_work_handler(struct work_struct *work)
{
int ret;
u32 irq, enable, idx, mask;
pr_debug("receive M4 message 0x%x
", m4_message);
switch (m4_message) {
case MU_LPM_M4_REQUEST_HIGH_BUS:
request_bus_freq(BUS_FREQ_HIGH);
imx6sx_set_m4_highfreq(true);
imx_mu_send_message(MU_LPM_HANDSHAKE_INDEX,
MU_LPM_BUS_HIGH_READY_FOR_M4);
m4_freq_low = false;
break;
case MU_LPM_M4_RELEASE_HIGH_BUS:
release_bus_freq(BUS_FREQ_HIGH);
imx6sx_set_m4_highfreq(false);
imx_mu_send_message(MU_LPM_HANDSHAKE_INDEX,
MU_LPM_M4_FREQ_CHANGE_READY);
m4_freq_low = true;
break;
default:
if ((m4_message & MU_LPM_M4_WAKEUP_SRC_MASK) ==
MU_LPM_M4_WAKEUP_SRC_VAL) {
irq = (m4_message & MU_LPM_M4_WAKEUP_IRQ_MASK) >>
MU_LPM_M4_WAKEUP_IRQ_SHIFT;
enable = (m4_message & MU_LPM_M4_WAKEUP_ENABLE_MASK) >>
MU_LPM_M4_WAKEUP_ENABLE_SHIFT;
idx = irq / 32 - 1;
mask = 1 << irq % 32;
if (enable && can_request_irq(irq, 0)) {
ret = request_irq(irq, mcc_m4_dummy_isr,
IRQF_NO_SUSPEND, "imx-m4-dummy", NULL);
if (ret) {
pr_err("%s: register interrupt %d failed, rc %d
",
__func__, irq, ret);
break;
}
disable_irq(irq);
m4_wake_irqs[idx] = m4_wake_irqs[idx] | mask;
}
imx_gpc_add_m4_wake_up_irq(irq, enable);
}
break;
}
m4_message = 0;
writel_relaxed(readl_relaxed(mu_base + MU_ACR) | BIT(27),
mu_base + MU_ACR);
}
void mcc_clear_cpu_to_cpu_interrupt(void)
{
u32 val;
val = readl_relaxed(mu_base + MU_ASR);
val = val | (1 << 31);
writel_relaxed(val, mu_base + MU_ASR);
}
int mcc_triger_cpu_to_cpu_interrupt(void)
{
int i = 0;
u32 val;
val = readl_relaxed(mu_base + MU_ACR);
if ((val & BIT(19)) != 0) {
do {
val = readl_relaxed(mu_base + MU_ACR);
msleep(1);
} while (((val & BIT(19)) > 0) && (i++ < 100));
}
if ((val & BIT(19)) == 0) {
val = readl_relaxed(mu_base + MU_ACR);
val |= BIT(19);
writel_relaxed(val, mu_base + MU_ACR);
return 0;
} else {
pr_info("mcc int still be triggered after %d ms polling!
", i);
return -EIO;
}
}
int imx_mcc_bsp_int_disable(void)
{
u32 val;
val = readl_relaxed(mu_base + MU_ACR);
val &= ~(BIT(31) | BIT(27));
writel_relaxed(val, mu_base + MU_ACR);
val = readl_relaxed(mu_base + MU_ACR);
return 0;
}
int imx_mcc_bsp_int_enable(void)
{
u32 val;
val = readl_relaxed(mu_base + MU_ACR);
val |= (BIT(31) | BIT(27));
writel_relaxed(val, mu_base + MU_ACR);
val = readl_relaxed(mu_base + MU_ACR);
return 0;
}
int mcc_wait_for_buffer_freed(MCC_RECEIVE_BUFFER **buffer, unsigned int timeout)
{
int return_value;
unsigned long timeout_j;
MCC_RECEIVE_BUFFER *buf = null;
while (buf == null) {
if (timeout == 0xffffffff) {
timeout_j = usecs_to_jiffies(1000);
wait_event_timeout(buffer_freed_wait_queue,
imx_mcc_buffer_freed == 1, timeout_j);
} else {
timeout_j = msecs_to_jiffies(timeout);
wait_event_timeout(buffer_freed_wait_queue,
imx_mcc_buffer_freed == 1, timeout_j);
}
return_value = mcc_get_semaphore();
if (return_value != MCC_SUCCESS)
return return_value;
MCC_DCACHE_INVALIDATE_MLINES((void *)
&bookeeping_data->free_list,
sizeof(MCC_RECEIVE_LIST *));
buf = mcc_dequeue_buffer(&bookeeping_data->free_list);
mcc_release_semaphore();
if (imx_mcc_buffer_freed)
imx_mcc_buffer_freed = 0;
}
*buffer = buf;
return MCC_SUCCESS;
}
int mcc_wait_for_buffer_queued(MCC_ENDPOINT *endpoint, unsigned int timeout)
{
unsigned long timeout_j;
MCC_RECEIVE_LIST *tmp_list;
tmp_list = mcc_get_endpoint_list(*endpoint);
if (timeout == 0xffffffff) {
wait_event(buffer_queued_wait_queue,
imx_mcc_buffer_queued == 1);
mcc_get_semaphore();
while (tmp_list->head == null) {
imx_mcc_buffer_queued = 0;
mcc_release_semaphore();
wait_event(buffer_queued_wait_queue,
imx_mcc_buffer_queued == 1);
mcc_get_semaphore();
}
} else {
timeout_j = msecs_to_jiffies(timeout);
wait_event_timeout(buffer_queued_wait_queue,
imx_mcc_buffer_queued == 1, timeout_j);
mcc_get_semaphore();
}
if (imx_mcc_buffer_queued)
imx_mcc_buffer_queued = 0;
if (tmp_list->head == null) {
pr_err("%s can't get queued buffer.
", __func__);
mcc_release_semaphore();
return MCC_ERR_TIMEOUT;
}
tmp_list->head = (MCC_RECEIVE_BUFFER *)
MCC_MEM_PHYS_TO_VIRT(tmp_list->head);
mcc_release_semaphore();
return MCC_SUCCESS;
}
static irqreturn_t imx_mu_isr(int irq, void *param)
{
u32 irqs;
irqs = readl_relaxed(mu_base + MU_ASR);
if (irqs & (1 << 27)) {
m4_message = readl_relaxed(mu_base + MU_ARR0_OFFSET);
writel_relaxed(readl_relaxed(mu_base + MU_ACR) & (~BIT(27)),
mu_base + MU_ACR);
schedule_delayed_work(&mu_work, 0);
}
if (irqs & (1 << 31)) {
MCC_SIGNAL serviced_signal;
if (SEMA4_A9_LOCK == imx_sema4_mutex_trylock(mcc_shm_ptr)) {
while (MCC_SUCCESS == mcc_dequeue_signal(
MCC_CORE_NUMBER, &serviced_signal)) {
if ((serviced_signal.type == BUFFER_QUEUED) &&
(serviced_signal.destination.core ==
MCC_CORE_NUMBER)) {
imx_mcc_buffer_queued = 1;
wake_up(&buffer_queued_wait_queue);
} else if (serviced_signal.type ==
BUFFER_FREED) {
imx_mcc_buffer_freed = 1;
wake_up(&buffer_freed_wait_queue);
}
}
mcc_clear_cpu_to_cpu_interrupt();
imx_sema4_mutex_unlock(mcc_shm_ptr);
}
}
return IRQ_HANDLED;
}
static int imx_mu_probe(struct platform_device *pdev)
{
int ret;
u32 irq;
struct device_node *np;
np = of_find_compatible_node(NULL, NULL, "fsl,imx6sx-mu");
mu_base = of_iomap(np, 0);
WARN_ON(!mu_base);
irq = platform_get_irq(pdev, 0);
ret = request_irq(irq, imx_mu_isr,
IRQF_EARLY_RESUME, "imx-mu", NULL);
if (ret) {
pr_err("%s: register interrupt %d failed, rc %d
",
__func__, irq, ret);
return ret;
}
INIT_DELAYED_WORK(&mu_work, mu_work_handler);
writel_relaxed(readl_relaxed(mu_base + MU_ACR) | BIT(27),
mu_base + MU_ACR);
writel_relaxed(readl_relaxed(mu_base + MU_ACR) | BIT(31),
mu_base + MU_ACR);
imx_gpc_add_m4_wake_up_irq(irq, true);
pr_info("MU is ready for cross core communication!
");
return 0;
}
static const struct of_device_id imx_mu_ids[] = {
{ .compatible = "fsl,imx6sx-mu" },
{ }
};
static struct platform_driver imx_mu_driver = {
.driver = {
.name = "imx-mu",
.owner = THIS_MODULE,
.of_match_table = imx_mu_ids,
},
.probe = imx_mu_probe,
};
static int __init imx6_mu_init(void)
{
return platform_driver_register(&imx_mu_driver);
}
subsys_initcall(imx6_mu_init);
|