에프에이리눅스 / 1611_0007_prime_oven

Blame view

kernel/linux-imx6_3.14.28/arch/arm/mach-omap2/omap4-sar-layout.h 2.4 KB
edit raw normal view history
6b13f685e   김민수   BSP 최초 추가 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
 
  /*
   * omap4-sar-layout.h: OMAP4 SAR RAM layout header file
   *
   * Copyright (C) 2011 Texas Instruments, Inc.
   *	Santosh Shilimkar <santosh.shilimkar@ti.com>
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
   */
  #ifndef OMAP_ARCH_OMAP4_SAR_LAYOUT_H
  #define OMAP_ARCH_OMAP4_SAR_LAYOUT_H
  
  /*
   * SAR BANK offsets from base address OMAP44XX/54XX_SAR_RAM_BASE
   */
  #define SAR_BANK1_OFFSET		0x0000
  #define SAR_BANK2_OFFSET		0x1000
  #define SAR_BANK3_OFFSET		0x2000
  #define SAR_BANK4_OFFSET		0x3000
  
  /* Scratch pad memory offsets from SAR_BANK1 */
  #define SCU_OFFSET0				0xfe4
  #define SCU_OFFSET1				0xfe8
  #define OMAP_TYPE_OFFSET			0xfec
  #define L2X0_SAVE_OFFSET0			0xff0
  #define L2X0_SAVE_OFFSET1			0xff4
  #define L2X0_AUXCTRL_OFFSET			0xff8
  #define L2X0_PREFETCH_CTRL_OFFSET		0xffc
  
  /* CPUx Wakeup Non-Secure Physical Address offsets in SAR_BANK3 */
  #define CPU0_WAKEUP_NS_PA_ADDR_OFFSET		0xa04
  #define CPU1_WAKEUP_NS_PA_ADDR_OFFSET		0xa08
  
  #define SAR_BACKUP_STATUS_OFFSET		(SAR_BANK3_OFFSET + 0x500)
  #define SAR_SECURE_RAM_SIZE_OFFSET		(SAR_BANK3_OFFSET + 0x504)
  #define SAR_SECRAM_SAVED_AT_OFFSET		(SAR_BANK3_OFFSET + 0x508)
  
  /* WakeUpGen save restore offset from OMAP44XX_SAR_RAM_BASE */
  #define WAKEUPGENENB_OFFSET_CPU0		(SAR_BANK3_OFFSET + 0x684)
  #define WAKEUPGENENB_SECURE_OFFSET_CPU0		(SAR_BANK3_OFFSET + 0x694)
  #define WAKEUPGENENB_OFFSET_CPU1		(SAR_BANK3_OFFSET + 0x6a4)
  #define WAKEUPGENENB_SECURE_OFFSET_CPU1		(SAR_BANK3_OFFSET + 0x6b4)
  #define AUXCOREBOOT0_OFFSET			(SAR_BANK3_OFFSET + 0x6c4)
  #define AUXCOREBOOT1_OFFSET			(SAR_BANK3_OFFSET + 0x6c8)
  #define PTMSYNCREQ_MASK_OFFSET			(SAR_BANK3_OFFSET + 0x6cc)
  #define PTMSYNCREQ_EN_OFFSET			(SAR_BANK3_OFFSET + 0x6d0)
  #define SAR_BACKUP_STATUS_WAKEUPGEN		0x10
  
  /* WakeUpGen save restore offset from OMAP54XX_SAR_RAM_BASE */
  #define OMAP5_WAKEUPGENENB_OFFSET_CPU0		(SAR_BANK3_OFFSET + 0x9dc)
  #define OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU0	(SAR_BANK3_OFFSET + 0x9f0)
  #define OMAP5_WAKEUPGENENB_OFFSET_CPU1		(SAR_BANK3_OFFSET + 0xa04)
  #define OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU1	(SAR_BANK3_OFFSET + 0xa18)
  #define OMAP5_AUXCOREBOOT0_OFFSET		(SAR_BANK3_OFFSET + 0xa2c)
  #define OMAP5_AUXCOREBOOT1_OFFSET		(SAR_BANK3_OFFSET + 0x930)
  #define OMAP5_AMBA_IF_MODE_OFFSET		(SAR_BANK3_OFFSET + 0xa34)
  #define OMAP5_SAR_BACKUP_STATUS_OFFSET		(SAR_BANK3_OFFSET + 0x800)
  
  #endif