Blame view

kernel/linux-imx6_3.14.28/sound/soc/codecs/sn95031.h 4.09 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
  /*
   *  sn95031.h - TI sn95031 Codec driver
   *
   *  Copyright (C) 2010 Intel Corp
   *  Author: Vinod Koul <vinod.koul@intel.com>
   *  Author: Harsha Priya <priya.harsha@intel.com>
   *  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   *
   *  This program is free software; you can redistribute it and/or modify
   *  it under the terms of the GNU General Public License as published by
   *  the Free Software Foundation; version 2 of the License.
   *
   *  This program is distributed in the hope that it will be useful, but
   *  WITHOUT ANY WARRANTY; without even the implied warranty of
   *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   *  General Public License for more details.
   *
   *  You should have received a copy of the GNU General Public License along
   *  with this program; if not, write to the Free Software Foundation, Inc.,
   *  59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
   *
   * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   *
   *
   */
  #ifndef _SN95031_H
  #define _SN95031_H
  
  /*register map*/
  #define SN95031_VAUD			0xDB
  #define SN95031_VHSP			0xDC
  #define SN95031_VHSN			0xDD
  #define SN95031_VIHF			0xC9
  
  #define SN95031_AUDPLLCTRL		0x240
  #define SN95031_DMICBUF0123		0x241
  #define SN95031_DMICBUF45		0x242
  #define SN95031_DMICGPO			0x244
  #define SN95031_DMICMUX			0x245
  #define SN95031_DMICLK			0x246
  #define SN95031_MICBIAS			0x247
  #define SN95031_ADCCONFIG		0x248
  #define SN95031_MICAMP1			0x249
  #define SN95031_MICAMP2			0x24A
  #define SN95031_NOISEMUX		0x24B
  #define SN95031_AUDIOMUX12		0x24C
  #define SN95031_AUDIOMUX34		0x24D
  #define SN95031_AUDIOSINC		0x24E
  #define SN95031_AUDIOTXEN		0x24F
  #define SN95031_HSEPRXCTRL		0x250
  #define SN95031_IHFRXCTRL		0x251
  #define SN95031_HSMIXER			0x256
  #define SN95031_DACCONFIG		0x257
  #define SN95031_SOFTMUTE		0x258
  #define SN95031_HSLVOLCTRL		0x259
  #define SN95031_HSRVOLCTRL		0x25A
  #define SN95031_IHFLVOLCTRL		0x25B
  #define SN95031_IHFRVOLCTRL		0x25C
  #define SN95031_DRIVEREN		0x25D
  #define SN95031_LOCTL			0x25E
  #define SN95031_VIB1C1			0x25F
  #define SN95031_VIB1C2			0x260
  #define SN95031_VIB1C3			0x261
  #define SN95031_VIB1SPIPCM1		0x262
  #define SN95031_VIB1SPIPCM2		0x263
  #define SN95031_VIB1C5			0x264
  #define SN95031_VIB2C1			0x265
  #define SN95031_VIB2C2			0x266
  #define SN95031_VIB2C3			0x267
  #define SN95031_VIB2SPIPCM1		0x268
  #define SN95031_VIB2SPIPCM2		0x269
  #define SN95031_VIB2C5			0x26A
  #define SN95031_BTNCTRL1		0x26B
  #define SN95031_BTNCTRL2		0x26C
  #define SN95031_PCM1TXSLOT01		0x26D
  #define SN95031_PCM1TXSLOT23		0x26E
  #define SN95031_PCM1TXSLOT45		0x26F
  #define SN95031_PCM1RXSLOT0_3		0x270
  #define SN95031_PCM1RXSLOT45		0x271
  #define SN95031_PCM2TXSLOT01		0x272
  #define SN95031_PCM2TXSLOT23		0x273
  #define SN95031_PCM2TXSLOT45		0x274
  #define SN95031_PCM2RXSLOT01		0x275
  #define SN95031_PCM2RXSLOT23		0x276
  #define SN95031_PCM2RXSLOT45		0x277
  #define SN95031_PCM1C1			0x278
  #define SN95031_PCM1C2			0x279
  #define SN95031_PCM1C3			0x27A
  #define SN95031_PCM2C1			0x27B
  #define SN95031_PCM2C2			0x27C
  /*end codec register defn*/
  
  /*vendor defn these are not part of avp*/
  #define SN95031_SSR2			0x381
  #define SN95031_SSR3			0x382
  #define SN95031_SSR5			0x384
  #define SN95031_SSR6			0x385
  
  /* ADC registers */
  
  #define SN95031_ADC1CNTL1 0x1C0
  #define SN95031_ADC_ENBL 0x10
  #define SN95031_ADC_START 0x08
  #define SN95031_ADC1CNTL3 0x1C2
  #define SN95031_ADCTHERM_ENBL 0x04
  #define SN95031_ADCRRDATA_ENBL 0x05
  #define SN95031_STOPBIT_MASK 16
  #define SN95031_ADCTHERM_MASK 4
  #define SN95031_ADC_CHANLS_MAX 15 /* Number of ADC channels */
  #define SN95031_ADC_LOOP_MAX (SN95031_ADC_CHANLS_MAX - 1)
  #define SN95031_ADC_NO_LOOP 0x07
  #define SN95031_AUDIO_GPIO_CTRL 0x070
  
  /* ADC channel code values */
  #define SN95031_AUDIO_DETECT_CODE 0x06
  
  /* ADC base addresses */
  #define SN95031_ADC_CHNL_START_ADDR 0x1C5 /* increments by 1 */
  #define SN95031_ADC_DATA_START_ADDR 0x1D4  /* increments by 2 */
  /* multipier to convert to mV */
  #define SN95031_ADC_ONE_LSB_MULTIPLIER 2346
  
  
  struct mfld_jack_data {
  	int intr_id;
  	int micbias_vol;
  	struct snd_soc_jack *mfld_jack;
  };
  
  extern void sn95031_jack_detection(struct mfld_jack_data *jack_data);
  
  #endif