Blame view

kernel/linux-imx6_3.14.28/drivers/clk/tegra/clk-tegra-fixed.c 2.73 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
  /*
   * Copyright (c) 2012, 2013, NVIDIA CORPORATION.  All rights reserved.
   *
   * This program is free software; you can redistribute it and/or modify it
   * under the terms and conditions of the GNU General Public License,
   * version 2, as published by the Free Software Foundation.
   *
   * This program is distributed in the hope it will be useful, but WITHOUT
   * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   * more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program.  If not, see <http://www.gnu.org/licenses/>.
   */
  
  #include <linux/io.h>
  #include <linux/clk.h>
  #include <linux/clk-provider.h>
  #include <linux/of.h>
  #include <linux/of_address.h>
  #include <linux/delay.h>
  #include <linux/export.h>
  #include <linux/clk/tegra.h>
  
  #include "clk.h"
  #include "clk-id.h"
  
  #define OSC_CTRL			0x50
  #define OSC_CTRL_OSC_FREQ_SHIFT		28
  #define OSC_CTRL_PLL_REF_DIV_SHIFT	26
  
  int __init tegra_osc_clk_init(void __iomem *clk_base,
  				struct tegra_clk *tegra_clks,
  				unsigned long *input_freqs, int num,
  				unsigned long *osc_freq,
  				unsigned long *pll_ref_freq)
  {
  	struct clk *clk;
  	struct clk **dt_clk;
  	u32 val, pll_ref_div;
  	unsigned osc_idx;
  
  	val = readl_relaxed(clk_base + OSC_CTRL);
  	osc_idx = val >> OSC_CTRL_OSC_FREQ_SHIFT;
  
  	if (osc_idx < num)
  		*osc_freq = input_freqs[osc_idx];
  	else
  		*osc_freq = 0;
  
  	if (!*osc_freq) {
  		WARN_ON(1);
  		return -EINVAL;
  	}
  
  	dt_clk = tegra_lookup_dt_id(tegra_clk_clk_m, tegra_clks);
  	if (!dt_clk)
  		return 0;
  
  	clk = clk_register_fixed_rate(NULL, "clk_m", NULL, CLK_IS_ROOT,
  				      *osc_freq);
  	*dt_clk = clk;
  
  	/* pll_ref */
  	val = (val >> OSC_CTRL_PLL_REF_DIV_SHIFT) & 3;
  	pll_ref_div = 1 << val;
  	dt_clk = tegra_lookup_dt_id(tegra_clk_pll_ref, tegra_clks);
  	if (!dt_clk)
  		return 0;
  
  	clk = clk_register_fixed_factor(NULL, "pll_ref", "clk_m",
  					0, 1, pll_ref_div);
  	*dt_clk = clk;
  
  	if (pll_ref_freq)
  		*pll_ref_freq = *osc_freq / pll_ref_div;
  
  	return 0;
  }
  
  void __init tegra_fixed_clk_init(struct tegra_clk *tegra_clks)
  {
  	struct clk *clk;
  	struct clk **dt_clk;
  
  	/* clk_32k */
  	dt_clk = tegra_lookup_dt_id(tegra_clk_clk_32k, tegra_clks);
  	if (dt_clk) {
  		clk = clk_register_fixed_rate(NULL, "clk_32k", NULL,
  					CLK_IS_ROOT, 32768);
  		*dt_clk = clk;
  	}
  
  	/* clk_m_div2 */
  	dt_clk = tegra_lookup_dt_id(tegra_clk_clk_m_div2, tegra_clks);
  	if (dt_clk) {
  		clk = clk_register_fixed_factor(NULL, "clk_m_div2", "clk_m",
  					CLK_SET_RATE_PARENT, 1, 2);
  		*dt_clk = clk;
  	}
  
  	/* clk_m_div4 */
  	dt_clk = tegra_lookup_dt_id(tegra_clk_clk_m_div4, tegra_clks);
  	if (dt_clk) {
  		clk = clk_register_fixed_factor(NULL, "clk_m_div4", "clk_m",
  					CLK_SET_RATE_PARENT, 1, 4);
  		*dt_clk = clk;
  	}
  }