Blame view

kernel/linux-imx6_3.14.28/arch/arm/mach-s3c64xx/setup-usb-phy.c 2.14 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
  /*
   * Copyright (C) 2011 Samsung Electronics Co.Ltd
   * Author: Joonyoung Shim <jy0922.shim@samsung.com>
   *
   *  This program is free software; you can redistribute  it and/or modify it
   *  under  the terms of  the GNU General  Public License as published by the
   *  Free Software Foundation;  either version 2 of the  License, or (at your
   *  option) any later version.
   *
   */
  
  #include <linux/clk.h>
  #include <linux/delay.h>
  #include <linux/err.h>
  #include <linux/io.h>
  #include <linux/platform_device.h>
  #include <mach/map.h>
  #include <plat/cpu.h>
  #include <plat/regs-usb-hsotg-phy.h>
  #include <plat/usb-phy.h>
  
  #include "regs-sys.h"
  
  static int s3c_usb_otgphy_init(struct platform_device *pdev)
  {
  	struct clk *xusbxti;
  	u32 phyclk;
  
  	writel(readl(S3C64XX_OTHERS) | S3C64XX_OTHERS_USBMASK, S3C64XX_OTHERS);
  
  	/* set clock frequency for PLL */
  	phyclk = readl(S3C_PHYCLK) & ~S3C_PHYCLK_CLKSEL_MASK;
  
  	xusbxti = clk_get(&pdev->dev, "xusbxti");
  	if (xusbxti && !IS_ERR(xusbxti)) {
  		switch (clk_get_rate(xusbxti)) {
  		case 12 * MHZ:
  			phyclk |= S3C_PHYCLK_CLKSEL_12M;
  			break;
  		case 24 * MHZ:
  			phyclk |= S3C_PHYCLK_CLKSEL_24M;
  			break;
  		default:
  		case 48 * MHZ:
  			/* default reference clock */
  			break;
  		}
  		clk_put(xusbxti);
  	}
  
  	/* TODO: select external clock/oscillator */
  	writel(phyclk | S3C_PHYCLK_CLK_FORCE, S3C_PHYCLK);
  
  	/* set to normal OTG PHY */
  	writel((readl(S3C_PHYPWR) & ~S3C_PHYPWR_NORMAL_MASK), S3C_PHYPWR);
  	mdelay(1);
  
  	/* reset OTG PHY and Link */
  	writel(S3C_RSTCON_PHY | S3C_RSTCON_HCLK | S3C_RSTCON_PHYCLK,
  			S3C_RSTCON);
  	udelay(20);	/* at-least 10uS */
  	writel(0, S3C_RSTCON);
  
  	return 0;
  }
  
  static int s3c_usb_otgphy_exit(struct platform_device *pdev)
  {
  	writel((readl(S3C_PHYPWR) | S3C_PHYPWR_ANALOG_POWERDOWN |
  				S3C_PHYPWR_OTG_DISABLE), S3C_PHYPWR);
  
  	writel(readl(S3C64XX_OTHERS) & ~S3C64XX_OTHERS_USBMASK, S3C64XX_OTHERS);
  
  	return 0;
  }
  
  int s5p_usb_phy_init(struct platform_device *pdev, int type)
  {
  	if (type == USB_PHY_TYPE_DEVICE)
  		return s3c_usb_otgphy_init(pdev);
  
  	return -EINVAL;
  }
  
  int s5p_usb_phy_exit(struct platform_device *pdev, int type)
  {
  	if (type == USB_PHY_TYPE_DEVICE)
  		return s3c_usb_otgphy_exit(pdev);
  
  	return -EINVAL;
  }