Blame view

kernel/linux-imx6_3.14.28/arch/arm64/mm/flush.c 2.78 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
  /*
   * Based on arch/arm/mm/flush.c
   *
   * Copyright (C) 1995-2002 Russell King
   * Copyright (C) 2012 ARM Ltd.
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program.  If not, see <http://www.gnu.org/licenses/>.
   */
  
  #include <linux/export.h>
  #include <linux/mm.h>
  #include <linux/pagemap.h>
  
  #include <asm/cacheflush.h>
  #include <asm/cachetype.h>
  #include <asm/tlbflush.h>
  
  #include "mm.h"
  
  void flush_cache_range(struct vm_area_struct *vma, unsigned long start,
  		       unsigned long end)
  {
  	if (vma->vm_flags & VM_EXEC)
  		__flush_icache_all();
  }
  
  static void flush_ptrace_access(struct vm_area_struct *vma, struct page *page,
  				unsigned long uaddr, void *kaddr,
  				unsigned long len)
  {
  	if (vma->vm_flags & VM_EXEC) {
  		unsigned long addr = (unsigned long)kaddr;
  		if (icache_is_aliasing()) {
  			__flush_dcache_area(kaddr, len);
  			__flush_icache_all();
  		} else {
  			flush_icache_range(addr, addr + len);
  		}
  	}
  }
  
  /*
   * Copy user data from/to a page which is mapped into a different processes
   * address space.  Really, we want to allow our "user space" model to handle
   * this.
   *
   * Note that this code needs to run on the current CPU.
   */
  void copy_to_user_page(struct vm_area_struct *vma, struct page *page,
  		       unsigned long uaddr, void *dst, const void *src,
  		       unsigned long len)
  {
  #ifdef CONFIG_SMP
  	preempt_disable();
  #endif
  	memcpy(dst, src, len);
  	flush_ptrace_access(vma, page, uaddr, dst, len);
  #ifdef CONFIG_SMP
  	preempt_enable();
  #endif
  }
  
  void __sync_icache_dcache(pte_t pte, unsigned long addr)
  {
  	struct page *page = pte_page(pte);
  
  	/* no flushing needed for anonymous pages */
  	if (!page_mapping(page))
  		return;
  
  	if (!test_and_set_bit(PG_dcache_clean, &page->flags)) {
  		__flush_dcache_area(page_address(page),
  				PAGE_SIZE << compound_order(page));
  		__flush_icache_all();
  	} else if (icache_is_aivivt()) {
  		__flush_icache_all();
  	}
  }
  
  /*
   * This function is called when a page has been modified by the kernel. Mark
   * it as dirty for later flushing when mapped in user space (if executable,
   * see __sync_icache_dcache).
   */
  void flush_dcache_page(struct page *page)
  {
  	if (test_bit(PG_dcache_clean, &page->flags))
  		clear_bit(PG_dcache_clean, &page->flags);
  }
  EXPORT_SYMBOL(flush_dcache_page);
  
  /*
   * Additional functions defined in assembly.
   */
  EXPORT_SYMBOL(flush_cache_all);
  EXPORT_SYMBOL(flush_icache_range);