Blame view

kernel/linux-imx6_3.14.28/arch/arm/mach-omap1/i2c.c 2.47 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
  /*
   * Helper module for board specific I2C bus registration
   *
   * Copyright (C) 2009 Nokia Corporation.
   *
   * This program is free software; you can redistribute it and/or
   * modify it under the terms of the GNU General Public License
   * version 2 as published by the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful, but
   * WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   * General Public License for more details.
   *
   * You should have received a copy of the GNU General Public License
   * along with this program; if not, write to the Free Software
   * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
   * 02110-1301 USA
   *
   */
  
  #include <linux/i2c-omap.h>
  #include <mach/mux.h>
  #include "soc.h"
  
  #include <plat/i2c.h>
  
  #define OMAP_I2C_SIZE		0x3f
  #define OMAP1_I2C_BASE		0xfffb3800
  #define OMAP1_INT_I2C		(32 + 4)
  
  static const char name[] = "omap_i2c";
  
  static struct resource i2c_resources[2] = {
  };
  
  static struct platform_device omap_i2c_devices[1] = {
  };
  
  static void __init omap1_i2c_mux_pins(int bus_id)
  {
  	if (cpu_is_omap7xx()) {
  		omap_cfg_reg(I2C_7XX_SDA);
  		omap_cfg_reg(I2C_7XX_SCL);
  	} else {
  		omap_cfg_reg(I2C_SDA);
  		omap_cfg_reg(I2C_SCL);
  	}
  }
  
  int __init omap_i2c_add_bus(struct omap_i2c_bus_platform_data *pdata,
  				int bus_id)
  {
  	struct platform_device *pdev;
  	struct resource *res;
  
  	if (bus_id > 1)
  		return -EINVAL;
  
  	omap1_i2c_mux_pins(bus_id);
  
  	pdev = &omap_i2c_devices[bus_id - 1];
  	pdev->id = bus_id;
  	pdev->name = name;
  	pdev->num_resources = ARRAY_SIZE(i2c_resources);
  	res = i2c_resources;
  	res[0].start = OMAP1_I2C_BASE;
  	res[0].end = res[0].start + OMAP_I2C_SIZE;
  	res[0].flags = IORESOURCE_MEM;
  	res[1].start = OMAP1_INT_I2C;
  	res[1].flags = IORESOURCE_IRQ;
  	pdev->resource = res;
  
  	/* all OMAP1 have IP version 1 register set */
  	pdata->rev = OMAP_I2C_IP_VERSION_1;
  
  	/* all OMAP1 I2C are implemented like this */
  	pdata->flags = OMAP_I2C_FLAG_NO_FIFO |
  		       OMAP_I2C_FLAG_SIMPLE_CLOCK |
  		       OMAP_I2C_FLAG_16BIT_DATA_REG |
  		       OMAP_I2C_FLAG_ALWAYS_ARMXOR_CLK;
  
  	/* how the cpu bus is wired up differs for 7xx only */
  
  	if (cpu_is_omap7xx())
  		pdata->flags |= OMAP_I2C_FLAG_BUS_SHIFT_1;
  	else
  		pdata->flags |= OMAP_I2C_FLAG_BUS_SHIFT_2;
  
  	pdev->dev.platform_data = pdata;
  
  	return platform_device_register(pdev);
  }
  
  static  int __init omap_i2c_cmdline(void)
  {
  	return omap_register_i2c_bus_cmdline();
  }
  subsys_initcall(omap_i2c_cmdline);