Blame view

bootloader/u-boot_2015_04/board/zipitz2/zipitz2.c 3.66 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
  /*
   * Copyright (C) 2009
   * Marek Vasut <marek.vasut@gmail.com>
   *
   * Heavily based on pxa255_idp platform
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #include <common.h>
  #include <command.h>
  #include <serial.h>
  #include <asm/arch/hardware.h>
  #include <asm/arch/pxa.h>
  #include <asm/arch/regs-mmc.h>
  #include <spi.h>
  #include <asm/io.h>
  
  DECLARE_GLOBAL_DATA_PTR;
  
  #ifdef	CONFIG_CMD_SPI
  void lcd_start(void);
  #else
  inline void lcd_start(void) {};
  #endif
  
  /*
   * Miscelaneous platform dependent initialisations
   */
  
  int board_init (void)
  {
  	/* We have RAM, disable cache */
  	dcache_disable();
  	icache_disable();
  
  	/* arch number of Z2 */
  	gd->bd->bi_arch_number = MACH_TYPE_ZIPIT2;
  
  	/* adress of boot parameters */
  	gd->bd->bi_boot_params = 0xa0000100;
  
  	/* Enable LCD */
  	lcd_start();
  
  	return 0;
  }
  
  int dram_init(void)
  {
  	pxa2xx_dram_init();
  	gd->ram_size = PHYS_SDRAM_1_SIZE;
  	return 0;
  }
  
  void dram_init_banksize(void)
  {
  	gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  	gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  }
  
  #ifdef	CONFIG_CMD_MMC
  int board_mmc_init(bd_t *bis)
  {
  	pxa_mmc_register(0);
  	return 0;
  }
  #endif
  
  #ifdef	CONFIG_CMD_SPI
  
  struct {
  	unsigned char	reg;
  	unsigned short	data;
  	unsigned char	mdelay;
  } lcd_data[] = {
  	{ 0x07,	0x0000,	0 },
  	{ 0x13,	0x0000,	10 },
  	{ 0x11,	0x3004,	0 },
  	{ 0x14,	0x200F,	0 },
  	{ 0x10,	0x1a20,	0 },
  	{ 0x13,	0x0040,	50 },
  	{ 0x13,	0x0060,	0 },
  	{ 0x13,	0x0070,	200 },
  	{ 0x01,	0x0127,	0 },
  	{ 0x02,	0x0700,	0 },
  	{ 0x03,	0x1030,	0 },
  	{ 0x08,	0x0208,	0 },
  	{ 0x0B,	0x0620,	0 },
  	{ 0x0C,	0x0110,	0 },
  	{ 0x30,	0x0120,	0 },
  	{ 0x31,	0x0127,	0 },
  	{ 0x32,	0x0000,	0 },
  	{ 0x33,	0x0503,	0 },
  	{ 0x34,	0x0727,	0 },
  	{ 0x35,	0x0124,	0 },
  	{ 0x36,	0x0706,	0 },
  	{ 0x37,	0x0701,	0 },
  	{ 0x38,	0x0F00,	0 },
  	{ 0x39,	0x0F00,	0 },
  	{ 0x40,	0x0000,	0 },
  	{ 0x41,	0x0000,	0 },
  	{ 0x42,	0x013f,	0 },
  	{ 0x43,	0x0000,	0 },
  	{ 0x44,	0x013f,	0 },
  	{ 0x45,	0x0000,	0 },
  	{ 0x46,	0xef00,	0 },
  	{ 0x47,	0x013f,	0 },
  	{ 0x48,	0x0000,	0 },
  	{ 0x07,	0x0015,	30 },
  	{ 0x07,	0x0017,	0 },
  	{ 0x20,	0x0000,	0 },
  	{ 0x21,	0x0000,	0 },
  	{ 0x22,	0x0000,	0 },
  };
  
  void zipitz2_spi_sda(int set)
  {
  	/* GPIO 13 */
  	if (set)
  		writel((1 << 13), GPSR0);
  	else
  		writel((1 << 13), GPCR0);
  }
  
  void zipitz2_spi_scl(int set)
  {
  	/* GPIO 22 */
  	if (set)
  		writel((1 << 22), GPCR0);
  	else
  		writel((1 << 22), GPSR0);
  }
  
  unsigned char zipitz2_spi_read(void)
  {
  	/* GPIO 40 */
  	return !!(readl(GPLR1) & (1 << 8));
  }
  
  int spi_cs_is_valid(unsigned int bus, unsigned int cs)
  {
  	/* Always valid */
  	return 1;
  }
  
  void spi_cs_activate(struct spi_slave *slave)
  {
  	/* GPIO 88 low */
  	writel((1 << 24), GPCR2);
  }
  
  void spi_cs_deactivate(struct spi_slave *slave)
  {
  	/* GPIO 88 high */
  	writel((1 << 24), GPSR2);
  
  }
  
  void lcd_start(void)
  {
  	int i;
  	unsigned char reg[3] = { 0x74, 0x00, 0 };
  	unsigned char data[3] = { 0x76, 0, 0 };
  	unsigned char dummy[3] = { 0, 0, 0 };
  
  	/* PWM2 AF */
  	writel(readl(GAFR0_L) | 0x00800000, GAFR0_L);
  	/* Enable clock to all PWM */
  	writel(readl(CKEN) | 0x3, CKEN);
  	/* Configure PWM2 */
  	writel(0x4f, PWM_CTRL2);
  	writel(0x2ff, PWM_PWDUTY2);
  	writel(792, PWM_PERVAL2);
  
  	/* Toggle the reset pin to reset the LCD */
  	writel((1 << 19), GPSR0);
  	udelay(100000);
  	writel((1 << 19), GPCR0);
  	udelay(20000);
  	writel((1 << 19), GPSR0);
  	udelay(20000);
  
  	/* Program the LCD init sequence */
  	for (i = 0; i < sizeof(lcd_data) / sizeof(lcd_data[0]); i++) {
  		reg[0] = 0x74;
  		reg[1] = 0x0;
  		reg[2] = lcd_data[i].reg;
  		spi_xfer(NULL, 24, reg, dummy, SPI_XFER_BEGIN | SPI_XFER_END);
  
  		data[0] = 0x76;
  		data[1] = lcd_data[i].data >> 8;
  		data[2] = lcd_data[i].data & 0xff;
  		spi_xfer(NULL, 24, data, dummy, SPI_XFER_BEGIN | SPI_XFER_END);
  
  		if (lcd_data[i].mdelay)
  			udelay(lcd_data[i].mdelay * 1000);
  	}
  
  	writel((1 << 11), GPSR0);
  }
  #endif