Blame view

kernel/linux-imx6_3.14.28/drivers/net/wan/sbni.h 2.73 KB
6b13f685e   김민수   BSP 최초 추가
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
  /* sbni.h:  definitions for a Granch SBNI12 driver, version 5.0.0
   * Written 2001 Denis I.Timofeev (timofeev@granch.ru)
   * This file is distributed under the GNU GPL
   */
  
  #ifndef SBNI_H
  #define SBNI_H
  
  #ifdef SBNI_DEBUG
  #define DP( A ) A
  #else
  #define DP( A )
  #endif
  
  
  /* We don't have official vendor id yet... */
  #define SBNI_PCI_VENDOR 	0x55 
  #define SBNI_PCI_DEVICE 	0x9f
  
  #define ISA_MODE 0x00
  #define PCI_MODE 0x01
  
  #define	SBNI_IO_EXTENT	4
  
  enum sbni_reg {
  	CSR0 = 0,
  	CSR1 = 1,
  	DAT  = 2
  };
  
  /* CSR0 mapping */
  enum {
  	BU_EMP = 0x02,
  	RC_CHK = 0x04,
  	CT_ZER = 0x08,
  	TR_REQ = 0x10,
  	TR_RDY = 0x20,
  	EN_INT = 0x40,
  	RC_RDY = 0x80
  };
  
  
  /* CSR1 mapping */
  #define PR_RES 0x80
  
  struct sbni_csr1 {
  #ifdef __LITTLE_ENDIAN_BITFIELD
  	u8 rxl	: 5;
  	u8 rate	: 2;
  	u8 	: 1;
  #else
  	u8 	: 1;
  	u8 rate	: 2;
  	u8 rxl	: 5;
  #endif
  };
  
  /* fields in frame header */
  #define FRAME_ACK_MASK  (unsigned short)0x7000
  #define FRAME_LEN_MASK  (unsigned short)0x03FF
  #define FRAME_FIRST     (unsigned short)0x8000
  #define FRAME_RETRY     (unsigned short)0x0800
  
  #define FRAME_SENT_BAD  (unsigned short)0x4000
  #define FRAME_SENT_OK   (unsigned short)0x3000
  
  
  /* state flags */
  enum {
  	FL_WAIT_ACK    = 0x01,
  	FL_NEED_RESEND = 0x02,
  	FL_PREV_OK     = 0x04,
  	FL_SLOW_MODE   = 0x08,
  	FL_SECONDARY   = 0x10,
  #ifdef CONFIG_SBNI_MULTILINE
  	FL_SLAVE       = 0x20,
  #endif
  	FL_LINE_DOWN   = 0x40
  };
  
  
  enum {
  	DEFAULT_IOBASEADDR = 0x210,
  	DEFAULT_INTERRUPTNUMBER = 5,
  	DEFAULT_RATE = 0,
  	DEFAULT_FRAME_LEN = 1012
  };
  
  #define DEF_RXL_DELTA	-1
  #define DEF_RXL		0xf
  
  #define SBNI_SIG 0x5a
  
  #define	SBNI_MIN_LEN	60	/* Shortest Ethernet frame without FCS */
  #define SBNI_MAX_FRAME	1023
  #define ETHER_MAX_LEN	1518
  
  #define SBNI_TIMEOUT	(HZ/10)
  
  #define TR_ERROR_COUNT	32
  #define CHANGE_LEVEL_START_TICKS 4
  
  #define SBNI_MAX_NUM_CARDS	16
  
  /* internal SBNI-specific statistics */
  struct sbni_in_stats {
  	u32	all_rx_number;
  	u32	bad_rx_number;
  	u32	timeout_number;
  	u32	all_tx_number;
  	u32	resend_tx_number;
  };
  
  /* SBNI ioctl params */
  #define SIOCDEVGETINSTATS 	SIOCDEVPRIVATE
  #define SIOCDEVRESINSTATS 	SIOCDEVPRIVATE+1
  #define SIOCDEVGHWSTATE   	SIOCDEVPRIVATE+2
  #define SIOCDEVSHWSTATE   	SIOCDEVPRIVATE+3
  #define SIOCDEVENSLAVE  	SIOCDEVPRIVATE+4
  #define SIOCDEVEMANSIPATE  	SIOCDEVPRIVATE+5
  
  
  /* data packet for SIOCDEVGHWSTATE/SIOCDEVSHWSTATE ioctl requests */
  struct sbni_flags {
  	u32	rxl		: 4;
  	u32	rate		: 2;
  	u32	fixed_rxl	: 1;
  	u32	slow_mode	: 1;
  	u32	mac_addr	: 24;
  };
  
  /*
   * CRC-32 stuff
   */
  #define CRC32(c,crc) (crc32tab[((size_t)(crc) ^ (c)) & 0xff] ^ (((crc) >> 8) & 0x00FFFFFF))
        /* CRC generator 0xEDB88320 */
        /* CRC remainder 0x2144DF1C */
        /* CRC initial value 0x00000000 */
  #define CRC32_REMAINDER 0x2144DF1C
  #define CRC32_INITIAL 0x00000000
  
  #ifndef __initdata
  #define __initdata
  #endif
  
  #endif